• Senior DSP/IO Engineering Lead

    Posted Date 2 months ago(2 months ago)
    Job Location
    Employment Type
    Full Time
    Hiring Company
    General Dynamics Mission Systems
  • Basic Qualifications

    Bachelor's degree in Electrical or Computer Engineering, a related specialized area or field is required (or equivalent experience) plus a minimum of 8 years of relevant experience; or Master's degree plus a minimum of 6 years of relevant experience.


    Department of Defense TS SI/TK security clearance is required at time of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required.

    Responsibilities for this Position

    General Dynamics Mission Systems has an immediate opening for a Senior DSP/IO Engineering Lead.  This position provides an opportunity to further advance the cutting-edge technology that supports some of our nation’s core defense/intelligence services and systems.  General Dynamics Mission Systems employees work closely with esteemed customers to develop solutions that allow them to carry out high-stakes national security missions.


    Responsibilities include but are not limited to:

    • Assessing of DSP requirements and the selection of Commercial Off The Shelf (COTS) products and implementation strategies.
    • Assessing specific architectures and design concepts that support IO as an extension of the signal processing capability.
    • Provide support to proposal preparation.
    • Working closely with the Radio Frequency (RF) Engineering and the capture team to perform trade studies pertaining to the digitization of the RF front end and the processing of IQ data supportive of Direction Finding (DF) processing as well as other data analytics.
    • Developing as well as coordinating the definition of IO concepts and associated trades supportive of the IO mission that are tied to the DSP subsystem.
    • Assessing the functional allocation spanning the RF front end/DSP and the Analytics segment to meet the specific IO requirements of the system.
    • Support the configuration, Preliminary, and Detailed Design and integration strategy development involving the digital to analog and analog to digital converters along with the FPGA subassemblies and IO capabilities.  
    • Derive DSP/IO subassembly requirements from customer specified higher level system/subsystem requirements as well as perform trades/analysis and simulation/modeling.
    • Development of buildup, integration and system level test approaches and plans. Validation of DSP/IO design concept meets the operational mission needs and timelines.
    • Evaluate Customer requirements as they apply to the DSP/IO capabilities to include preparation and delivery of customer briefings and capability demonstrations.
    • Support business development activities through analysis of customer and market requirements and comparisons of vendor products/capabilities.
    • Recommend the development of new capabilities in support of market and customer needs.



    • Responsible for definition, design, verification and documentation for ASIC (Application Specific Integrated Circuit) and/or FPGA (Field Programmable Gate Array) developments 
    • Determines architecture, system simulation and detailed design approach 
    • Defines module interfaces and all aspects of devise design and simulation 
    • Evaluates the process flow including but not limited to high level design, synthesis, place and route, timing and power utilization
    • Creates test and simulation plans that establish functional criteria
    • Verifies test results and analyzes performance 
    • May also review vendor capabilities, foundry technologies, device libraries and simulation tools 
    • Contributes to the generation and maintenance of work products (i.e. plans, specifications, design documentation, etc.) used for internal consumption and/or deliverable to external customers
    • Develops and presents requirements, concepts, designs, decisions and results to internal management, other organizations, team mates and customers
    • May contribute to technical subcontract management that may include SOW development, proposal evaluation, source selection, technical oversight, and subcontractor work product evaluation and acceptance 
    • Reviews vendor capability to support product development
    • Applies a strong understanding of the organizationally defined processes throughout the lifecycle of the program or project 
    • Participates in the improvement of the ASIC/FPGA organizational processes
    • Supports the generation of technical engineering products by using the appropriate standards, processes, procedures, and tools throughout the development life cycle 
    • Leads the research and analysis of data, such as customer design proposal, specifications, and manuals to determine feasibility of design or application 
    • Selects components and equipment based on analysis of specifications and reliability
    • Contributes to the technical approach on small proposals
    • Provides leadership and/or direction to lower level employees 
    • Leads technical tasks for small teams or projects
    • Exercises latitude in determining technical objectives of assignments
    • Guides the successful completion of major programs and projects 


    • In depth knowledge of development of DSP/DF algorithms
    • In depth knowledge of “key” protocols
    • Development of IO techniques and methodologies
    • C/C++ code development on a DSP core
    • VHDL/Verilog FPGA firmware development
    • Modeling in MATLAB
    • Subsystem integration and test
    • Previous experience as an IPT Lead
    • Able and willing to travel CONUS 25-50%
    • Contributes to the development of new theories and methods in ASIC/FPGA engineering
    • Strong knowledge of other related disciplines
    • Strong understanding of ASIC/FPGA engineering processes
    • Strong awareness of business objectives and Engineering's role in achieving
    • Strong proficiency in Microsoft Office applications
    • Strong written and verbal communications skills
    • Ability to think creatively
    • Ability to multi-task
    • Strong skill in communicating issues, impacts, and corrective actions
    • Strong ability to recognize and clearly report information relevant to sound engineering design
    • Strong understanding of basic project leadership principles including SPI/CPI, Earned Value, Cost Account Management (CAM), and Statistical Process Controls
    • Provides resolution to problems to a diverse range of complex problems which require the use of ingenuity and creativity
    • Frequent contact with managers within and outside of Engineering
    • Frequent contact with project teams across the company
    • Frequent contact with external customers and vendors
    • Occasional contact with Business Development


    B.S/M.S in Electrical engineering or Physics with at least 5- 8 years’ experience in DSP associated with communications and EW systems design, test and verification.

    Company Overview

    General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation.  With a global team of 13,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas.  Given the nature of our work and who we are, we value trust, honesty, alignment and transparency.  We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose.  You will also enjoy a flexible work environment where contributions are recognized and rewarded.  If who we are and what we do resonates with you, we invite you to join our high performance team!


    General Dynamics is an Equal Opportunity/Affirmative Action Employer that is committed to hiring a diverse and talented workforce.  EOE/Disability/Veteran


    Sorry the Share function is not working properly at this moment. Please refresh the page and try again later.
    Share on your newsfeed